Disable All Advertising
Image
EAN-139780387938196   EAN-13 barcode 9780387938196
Product NameStatic Timing Analysis For Nanometer Designs: A Practical Approach
LanguageEnglish
CategoryBook / Magazine / Publication
Short DescriptionHardcover
Amazon.comA Buy on Amazon ~ 0387938192
SKUACOMMP2_BOOK_USEDGOOD_0387938192
Price New145.69 US Dollars    (curriencies)
Price Used151.80 US Dollars    (curriencies)
Width1.31 inches    (convert)
Height9.21 inches    (convert)
Length6.14 inches    (convert)
Weight34.4 ounces    (convert)
AuthorJ. Bhasker, Rakesh Chadha
Page Count572
BindingHardcover
Published04/17/2009
Long Descriptioniming, timing, timing! That is the main concern of a digital designer charged with designing a semiconductor chip. What is it, how is it T described, and how does one verify it? The design team of a large digital design may spend months architecting and iterating the design to achieve the required timing target. Besides functional verification, the t- ing closure is the major milestone which dictates when a chip can be - leased to the semiconductor foundry for fabrication. This book addresses the timing verification using static timing analysis for nanometer designs. The book has originated from many years of our working in the area of timing verification for complex nanometer designs. We have come across many design engineers trying to learn the background and various aspects of static timing analysis. Unfortunately, there is no book currently ava- able that can be used by a working engineer to get acquainted with the - tails of static timing analysis. The chip designers lack a central reference for information on timing, that covers the basics to the advanced timing veri- cation procedures and techniques.
Similar Items9780849372421: Handbook Of Algorithms For Physical Design Automation
9780387368375: Modern Circuit Placement: Best Practices And Results (Integrated Circuits And Systems)
0037000866282: Pampers Swaddlers Sensitive Diapers Size 4 Economy Pack Plus 128 Count
9780471984894: Vlsi Physical Design: From Graph Partitioning To Timing Closure
9781482593334: Advanced Chip Design, Practical Examples In Verilog
9781461442707: An Asic Low Power Primer: Analysis, Techniques And Specification
9789048195909: Vlsi Physical Design: From Graph Partitioning To Timing Closure
9781461432685: Constraining Designs For Synthesis And Timing Analysis: A Practical Guide To Synopsys Design Constraints (Sdc)
9780792381754: Reuse Methodology Manual For System-On-A-Chip Designs
9780387366425: Physical Design Essentials: An Asic Design Implementation Perspective
View 13 more similar items
Created10-25-2012 5:06:27pm
Modified04-30-2017 12:35:37pm
MD5be89980a5dcc67d68c21ac7841c7e0a1
SHA25679b218f78946689596d401211f737b9cda5c3ad23a09e18c797179323f711300
Search Googleby EAN or by Title
Query Time0.0287840

An article of interest

Site News and Events

We have a 99.5% up time track record

Although we have had a couple days lately when we have been down for maintenance, looking back over the last couple years we can say that we have been available 99.5% of the time and that isn't too bad at all.

With the latest outage, we struggled to replace damaged equipment and bring the new boxes online as quickly as possible. We now think that we have everything up and running but we will keep monitoring for little things that may have gotten missed.

We feel so bad when ever the system is off line for more than a few minutes or for any unexpected events. But to put thinks into prespective, we looked back over the past 2 years and found that we have been off line completely for less than 100 hours with the longest period being this last outage when we ended up doing a full rebuild on our main server box.

With all things considered we think we are doing pretty good for a small company managing multiple web sites as well as our regular day-to-day business.

We will continue to improve and make efforts to reduce future down time. Even at 99.5% up time, there is room for improvement.

Thank you for your understanding and continued support.